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Abstract
Bipolar transistors become interesting devices for low
noise front-end amplifier when the requirement of high
speed has to be combined with low power dissipation.
This paper presents a low noise front-end design using
bipolar technology. This design has been proposed for the
MSGC front-end electronics of the CMS tracker to
shorten the effective signal length leading to a reduced
pile-up probability from tracks belonging to different
bunch crossings. It could equally well be used for Silicon
detectors.
The detailed simulation of the circuit and the measured
performance of several prototype circuits are described.
At a power consumption of 1.4 mW/channel, a peaking
time of 25 ns, a gain of 90 mV/MIP with a non-linearity
less than 5% over r6 MIPS dynamical range and a low
noise performance (Equivalent Noise Charge ENC ) of
1000 electrons rms were obtained for a 12 pF detector
capacitance.
The radiation hardness of DMILL bipolar transistors has
been a crucial issue in the past. Results of an irradiation
with a high intensity pion beam are presented in this
paper.
1. INTRODUCTION
In the CMS inner tracker will be several million channels
of MSGC detectors. The readout requires high-density
front-end electronics with an acceptable signal to noise
performance, a speed sufficient to enable an event timing
at the level of about two bunch crossing and a power
consumption limited to a few mW per channel.
In order to reach this goal, the circuit solutions developed
in low power specification should cope with the additional
constraints of low noise, large bandwidth and high
impedance input loads. Indeed, noise-power-speed
conflicts exist. The requirement of low power suggests a
choice of low currents, which produce low transistor
transconductance and therefore low speed and high noise.
Bipolar technology offers nowadays devices with
excellent characteristics and is best suited for low power
and fast electronics because of the highest
transconductance to bias current ratio of BJTs. Another
potential advantage of using bipolar transistors is a better
noise matching compared to CMOS device.
A BiCMOS front-end electronic circuit has been
developed. This paper presents the design concept and
experimental results.
2. FRONT-END TOPOLOGY
Figure 1 shows the topology of the front-end circuit. A
folded cascode topology is chosen for the preamplifier
stage. The input transistor is a bipolar NPN transistor. The
cascode transistor is a PMOS transistor because of PNP
transistors is not available in the DMILL process. For all
current sinks and current sources, CMOS transistors are
used due to their better performances. The feedback loop
consists of a capacitance of 100 fF and a resistance of 350
K:. The time constant of the feedback loop is short
















Fig. 1 Front-end topology
The second stage is constituted by a differential pair. It is
used as an active filter to eliminate noise outside the
useful bandwidth. The preamplifier and shaper together
perform a semi-Gaussian shaping.
3. LOW NOISE OPTIMISATION
The noise performance of the front-end circuit is
essentially defined by the equivalent input voltage noise




































































DI  is the leakage current delivered by a detector; Br  is the
base resistance of the input NPN transistor; fC  and fR
are respectively the feedback capacitor and feedback
resistor of the preamplifier.
Consider that the preamplifier-shaper together performs a
first order semi-Gaussian shaping, the relative
contributions of the above two noise sources depend on
the shaping time 
oW
of the preamplifier-shaper and total























































To minimise the contribution of the equivalent input
voltage noise; the base-spreading resistance of the input
transistor has to be reduced. A large dimension should be
used for the input transistor. But from radiation
consideration [2] [3], a larger input transistor will
significantly increase the shot noise of the base current
due to the decrease of the current gain E; E is more
degraded when the current density is low. The size of the
input transistor has then to be optimised by a trade off
between the two noise source contributions: the series
noise source of the base spreading resistance and the
parallel noise source due to the base current. According to
a preliminary analysis [4], and due to only a few emitter
area choices available in the DMILL technology, a
transistor emitter area of 





eW : emitter width) is chosen for the input
transistor. The base spreading resistance for the chosen
geometry is around 150:.
The optimum collector current of the input bipolar










For a required peaking time of 25 ns and a 10 pF detector
capacitance ( TC  # 11pF), the optimum current is 150 PA
( AI
OPTC P195  for a 12 pF detector capacitance) and if a
faster shaping is required, a higher current can be used.
Figure 2 represents the noise performance from simulation
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Fig 2. ENC  vs collector current of input transistor
The feedback resistance in the input stage is used both for
biasing the input bipolar transistor and for determining the
effective gain of the preamplifier. In order to reduce the
thermal noise contribution of this feedback resistance, a


















The noise contribution due to the feedback resistance can
be derived from the above equation and is less than 4%.
4. SENSITIVITY OF THE NOISE TO
DETECTOR CAPACITANCE
The usual way to express the performance of a charge
amplifier as a linear function of the detector capacitance
as shown in the following equation is a good
approximation only if the series noise is the dominating
component.
ENC ENC k Co D 
In the case of the bipolar front-end, this expression has
little meaning if the parallel noise component is
significant. An evaluation has been performed to compare
these two different noise components. The total ENC  can




sENC  and pENC  are the ENC  coming from the
series noise and parallel noise respectively. Taking into
account these two noises added in quadrature, the series
noise is the dominant component in our design before
irradiation. It is then interesting to quantify the ENC  as a
linear function of the detector capacitance CDet.
From the Eldo simulation results, an ENC of about of 830
electrons rms was obtained at the detector capacitance
equal to 10 pF. The sensitivity of the noise to the detector
capacitance around its nominal value of 10pF is 42 e-
rms/pF. Figure 3 represents ENC  as function of detector
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Figure 3. ENC  versus detector capacitance
5. EXPERIMENTAL RESULTS
Figure 4 shows the output pulse shape over r 6 MIPs
(24000 e-/MIP) dynamic range. The output pulse shape is
very close to that of an ideal semi-Gaussian curve. The
undershoot is less than 5%. Figure 5 represents the output
peak amplitude (in mV) with an average gain of 90
mV/silicon MIP over r 6 MIPs dynamic range. The non-
linearity is less than 3% in r 5 MIPs range. Figure 6
shows the peaking time for an input range from -6 up to
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Fig. 4. Measured output pulse shapes over ± 6 MIP
The power consumption of the BiCMOS front-end is 1.42
mW/channel. The detailed power distribution is as
follows: 580 PW for the preamplifier, 240 PW for the
shaper and 600 PW for the emitter follower. The power
consumption is similar to that of the APVD which is 1.46
mW/channel. Power consumption in the emitter follower
depends on the total pipeline capacitance of channel. The
600 PW of power consumption in the emitter follower is
calculated for a load capacitor of 3 pF. This value of the
total pipeline capacitance per channel is considered as the
worst case.
Fig. 5. Output linearity
Fig. 6. Measured peaking time
Figure 7 represents a measurement of the ENC  versus
detector capacitance.
Fig. 7. Measured ENC  versus detector capacitance
Note that the gain of the amplifier will slightly change
when the detector capacitance changes. A constant gain at
12 pF is employed for the ENC  calculation. This means
the ENC  values are smaller than indicated in the curve
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values are greater than indicated in the curve when the
detector capacitance larger than 12 pF. The real ENC  at
23.5 pF is around 1450 electrons rms. Taking into account
the above correction, the average values of the measured
noise figure in ENC  can be represented as below:
ENC  = 450 e- + 45 e- / pF
The measured and simulated ENC  values versus the
detector capacitance show a very good agreement.
Figures 8 shows the measured noise performance in ENC
versus the input transistor collector current. It can be seen
that the optimum collector current for a 12 pF detector
capacitor is around 200 PA. This value is very closed to
that of the theoretical analysis.
Fig. 8. Measured ENC  vs. collector current of
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Fig. 9. Output waveforms as function of input
transistor collector current (CDet = 12 pF)
Figure 9 shows measured output waveforms of the front-
end amplifier as function of the input transistor collector
current for a detector capacitance of 12 pF (Using the 12
pF is only for the measurement convenience).
Figure 10 shows the peaking time versus the input
transistor collector current for the same detector
capacitance. Higher collector current is biased, quicker
the peaking time is.
Fig. 10. Peaking time vs. collector current of
input transistor (CDet = 12 pF)
6. IRRADIATION
The radiation hardness of DMILL bipolar transistors has
been a crucial issue in the past. To verify the circuit’s
performances, the circuit was irradiated using a high
intensity pion beam with an integrated flux of 1.0 x
1014/cm2 which is roughly equivalent to 10 years LHC
experience. For a same collector current bias (Ic = 120
µA), variations of peaking time (6%), output pulse shape
and its amplitude (15%) are relatively small after
irradiation because these circuit responses depend less on
E.
As expected, the E is a parameter which has a very large
variation before and after irradiation [5]. For example, the
E of the input transistor has been changed from the
nominal value of 200 down to 30 for a collector current
biased between 100 and 140 PA. The current gain E is a
function of collector current. From the simulation curve of
current gain E versus collector current for the input
transistor NPN (
eL  x eW  = 20 x 1.2 µm
2) shown in figure
11, it can be seen that the collector current biased at
around 120 µA is just a limit to have a correct
performance. A higher collector current should give a
better performance.
A weakness in circuit architecture has also been noted
with respect to the feedback resistor in the preamplifier.
In fact, leakage currents of the bipolar transistor ISC and
ISE increase after irradiation, these lead to a DC bias
variation via the feedback resistor fR . In the worst case,
the preamplifier is blocked. A feedback transistor can be
used to replace that feedback resistor if a single power
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current bias can be used to compensate delay of peaking
time and reduce of output wave amplitude. The
contribution of the parallel noise can also be reduced if a
higher collector current bias is employed.
Fig. 11. Transistor current gain E vs. collector current
(
eL  x eW  = 20 x 1.2 µm
2)
The ENC  at 12 pF after irradiation is estimated around
350 electrons more than the ENC  at the same detector
capacitor before irradiation. This increase is essentially
due to the degradation of the current gain E. In this case,
the shot noise source of the base current of the input
transistor is as important as the series voltage noise
generated essentially by the base resistor. It is possible to
reduce the degradation of E by increasing the collector
current as explained above.
CONCLUSION
In this paper, a low noise, low power consumption
BiCMOS front-end using the radiation hard SOI DMILL
process has been presented. An ENC  noise of 450
electrons at 0 pF with a noise slope of 45 electrons/pF has
been obtained for a peaking time of 25 ns, a gain of 90
mV/MIP. The irradiation measurement using a high
intensity pion beam with an integration flux of 1.0 x
1014/cm2 has been performed. With a modification of the
feedback device in the preamplifier, the characteristic of
the designed front-end circuit will be suitable for use at
CMS experiences.
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